Name Last update
CTest Loading commit data...
VERILOG-XMEGA-CORE-IP-TST.cache/wt Loading commit data...
VERILOG-XMEGA-CORE-IP-TST.hw Loading commit data...
VERILOG-XMEGA-CORE-IP-TST.ip_user_files Loading commit data...
VERILOG-XMEGA-CORE-IP-TST.runs Loading commit data...
VERILOG-XMEGA-CORE-IP-TST.sim/sim_1/behav/xsim Loading commit data...
.gitattributes Loading commit data...
.gitignore Loading commit data...
Arty_Master.xdc Loading commit data...
NexysVideo_Master.xdc Loading commit data...
README.md Loading commit data...
VERILOG-XMEGA-CORE-IP-TST.xpr Loading commit data...
XmegaFpgaTopImplementation.gif Loading commit data...
core1ROM.mem Loading commit data...
top_uc_arty.v Loading commit data...
top_uc_nexys_video.v Loading commit data...
xmega_core_v2_sim_behav.wcfg Loading commit data...