Commit 3bef9980 authored by Iulian Gheorghiu's avatar Iulian Gheorghiu

Update README.md

parent 1dea2934
......@@ -2,9 +2,11 @@
This is a very simple HDMI output IP that is driven by a LCD IP.
Is accepting RGB 8 bit each color, vertical and horizontal synchronization, data enable and a reference clock that is 10x the LCD clock.
The outputs are the three serial channels the clock channel and the LCD clock that is equal to reference clock / 10.
Is accepting RGB 8 bit/color vertical and horizontal synchronization, data enable and a reference clock that is 5x the LCD clock.
The outputs are the three serial channels the clock channel and the LCD clock that is equal to reference clock / 5.
The LCD clock provided by the HDMI IP is used to clocking the LCD IP.
The RGB and sinchronization signals are provided by an LCD IP.
The maximum obtained resolution is 1440x900 at less that 60 Hz, maximum 1 gigabit/second/line for Artix7 -1 grade device.
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment