Commit 12948639 authored by Iulian Gheorghiu's avatar Iulian Gheorghiu

Fix CALL instruction wrong return address stored in stack.

Fix LPM instruction was not implemented. Fix CPSE, SBRC, SBRS, SBIC, SBIS skipping execution even when no need to skip. Fix ICALL instruction Reading only ZL register for call and store wrong return address into stack. Fix SEx instruction inverse behavior on flag C. Fix ASR instruction missing one bit. Fix BLD/BST instruction is BST when BLD and viceversa. Fix LSL/ROL/LSR/ROR instructions injecting resulted carry to bit 15 on the ALU output instead of output carry.
parent b45fc375
This diff is collapsed.
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment